Instruction Manual

Tektronix

TMS 560 MPC860 Microprocessor Support 071-0071-02

Warning

The servicing instructions are for use by qualified personnel only. To avoid personal injury, do not perform any servicing unless you are qualified to do so. Refer to all safety summaries prior to performing service. Copyright © Tektronix, Inc. All rights reserved. Licensed software products are owned by Tektronix or its suppliers and are protected by United States copyright laws and international treaty provisions.

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013, or subparagraphs (c)(1) and (2) of the Commercial Computer Software – Restricted Rights clause at FAR 52.227-19, as applicable.

Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supercedes that in all previously published material. Specifications and price change privileges reserved.

Printed in the U.S.A.

Tektronix, Inc., P.O. Box 1000, Wilsonville, OR 97070-1000

TEKTRONIX and TEK are registered trademarks of Tektronix, Inc.

SOFTWARE WARRANTY

Tektronix warrants that the media on which this software product is furnished and the encoding of the programs on the media will be free from defects in materials and workmanship for a period of three (3) months from the date of shipment. If a medium or encoding proves defective during the warranty period, Tektronix will provide a replacement in exchange for the defective medium. Except as to the media on which this software product is furnished, this software product is provided "as is" without warranty of any kind, either express or implied. Tektronix does not warrant that the functions contained in this software product will meet Customer's requirements or that the operation of the programs will be uninterrupted or error-free.

In order to obtain service under this warranty, Customer must notify Tektronix of the defect before the expiration of the warranty period. If Tektronix is unable to provide a replacement that is free from defects in materials and workmanship within a reasonable time thereafter, Customer may terminate the license for this software product and return this software product and any associated materials for credit or refund.

THIS WARRANTY IS GIVEN BY TEKTRONIX IN LIEU OF ANY OTHER WARRANTIES, EXPRESS OR IMPLIED. TEKTRONIX AND ITS VENDORS DISCLAIM ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. TEKTRONIX' RESPONSIBILITY TO REPLACE DEFECTIVE MEDIA OR REFUND CUSTOMER'S PAYMENT IS THE SOLE AND EXCLUSIVE REMEDY PROVIDED TO THE CUSTOMER FOR BREACH OF THIS WARRANTY. TEKTRONIX AND ITS VENDORS WILL NOT BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES IRRESPECTIVE OF WHETHER TEKTRONIX OR THE VENDOR HAS ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

HARDWARE WARRANTY

Tektronix warrants that the products that it manufactures and sells will be free from defects in materials and workmanship for a period of one (1) year from the date of shipment. If a product proves defective during this warranty period, Tektronix, at its option, either will repair the defective product without charge for parts and labor, or will provide a replacement in exchange for the defective product.

In order to obtain service under this warranty, Customer must notify Tektronix of the defect before the expiration of the warranty period and make suitable arrangements for the performance of service. Customer shall be responsible for packaging and shipping the defective product to the service center designated by Tektronix, with shipping charges prepaid. Tektronix shall pay for the return of the product to Customer if the shipment is to a location within the country in which the Tektronix service center is located. Customer shall be responsible for paying all shipping charges, duties, taxes, and any other charges for products returned to any other locations.

This warranty shall not apply to any defect, failure or damage caused by improper use or improper or inadequate maintenance and care. Tektronix shall not be obligated to furnish service under this warranty a) to repair damage resulting from attempts by personnel other than Tektronix representatives to install, repair or service the product; b) to repair damage resulting from improper use or connection to incompatible equipment; c) to repair any damage or malfunction caused by the use of non-Tektronix supplies; or d) to service a product that has been modified or integrated with other products when the effect of such modification or integration increases the time or difficulty of servicing the product.

THIS WARRANTY IS GIVEN BY TEKTRONIX IN LIEU OF ANY OTHER WARRANTIES, EXPRESS OR IMPLIED. TEKTRONIX AND ITS VENDORS DISCLAIM ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. TEKTRONIX' RESPONSIBILITY TO REPAIR OR REPLACE DEFECTIVE PRODUCTS IS THE SOLE AND EXCLUSIVE REMEDY PROVIDED TO THE CUSTOMER FOR BREACH OF THIS WARRANTY. TEKTRONIX AND ITS VENDORS WILL NOT BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES IRRESPECTIVE OF WHETHER TEKTRONIX OR THE VENDOR HAS ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Table of Contents

	General Safety Summary	iii
	Service Safety Summary	v
	Preface	vii vii viii viii
Getting Started		
	Support Package DescriptionLogic Analyzer Software CompatibilityLogic Analyzer ConfigurationRequirements and RestrictionsFunctionality Not SupportedDAS Mass Termination Interface (MTIF) ProbesLabeling P6434 ProbesChannel AssignmentsCPU To Mictor Connections	$ \begin{array}{c} 1-1\\ 1-1\\ 1-1\\ 1-3\\ 1-3\\ 1-3\\ 1-4\\ 1-9 \end{array} $
Operating Basics		
	Setting Up the Support Channel Group Definitions Show Cycles Alternate Bus Master Cycles Clocking Custom Clocking Clocking Options Symbols	2–1 2–1 2–1 2–1 2–1 2–1 2–2 2–3
	Acquiring and Viewing Disassembled Data Acquiring Data Acquiring Data Viewing Disassembled Data Hardware Display Format Software Display Format Control Flow Display Format Subroutine Display Format Subroutine Display Format Optional Display Selections For the TLA 700 Optional Display Selections For the DAS 9200 Marking Cycles Displaying Exception Vectors	2-5 2-5 2-6 2-7 2-8 2-8 2-8 2-11 2-11 2-11 2-12 2-12

Specifications

	Specification Tables	3–1
Replaceable Parts		
	Parts Ordering Information	4–1
Index		

List of Tables

Table 1–1: Custom P6434 probe section and label combinations	1–3
Table 1–2: Address group channel assignments	1–4
Table 1–3: Data group channel assignments	1–6
Table 1–4: Control group channel assignments	1–7
Table 1–5: Tsiz group channel assignments	1–7
Table 1–6: Misc group channel assignments	1–7
Table 1–7: Clock channel assignments	1–8
Table 1–8: CPU to Mictor connections for Mictor A pins	1–10
Table 1–9: CPU to Mictor connections for Mictor C pins	1–11
Table 1–10: CPU to Mictor connections for Mictor D pins	1–12
Table 2–1: Control group symbol table definitions	2–3
Table 2–2: Tsiz group symbol table definitions	2–4
Table 2–3: Meaning of special characters in the display	2–5
Table 2–4: Cycle type definitions	2–6
Table 2–5: Exception vectors	2–12
Table 3–1: Electrical specifications	3–1

General Safety Summary

Review the following safety precautions to avoid injury and prevent damage to this product or any products connected to it. To avoid potential hazards, use this product only as specified.

Only qualified personnel should perform service procedures.

While using this product, you may need to access other parts of the system. Read the *General Safety Summary* in other system manuals for warnings and cautions related to operating the system.

To Avoid Fire or Personal Injury	Connect and Disconnect Properly. Do not connect or disconnect probes or test leads while they are connected to a voltage source.
	Observe All Terminal Ratings. To avoid fire or shock hazard, observe all ratings and marking on the product. Consult the product manual for further ratings information before making connections to the product.
	The common terminal is at ground potential. Do not connect the common terminal to elevated voltages.
	Do not apply a potential to any terminal, including the common terminal, that exceeds the maximum rating of that terminal.
	Do Not Operate Without Covers. Do not operate this product with covers or panels removed.
	Avoid Exposed Circuitry. Do not touch exposed connections and components when power is present.
	Do Not Operate With Suspected Failures. If you suspect there is damage to this product, have it inspected by qualified service personnel.
	Do Not Operate in Wet/Damp Conditions.
	Do Not Operate in an Explosive Atmosphere.
	Keep Product Surfaces Clean and Dry.

Symbols and Terms



WARNING. Warning statements identify conditions or practices that could result

in injury or loss of life.



CAUTION. Caution statements identify conditions or practices that could result in damage to this product or other property.

Terms on the Product. These terms may appear on the product:

Terms in this Manual. These terms may appear in this manual:

DANGER indicates an injury hazard immediately accessible as you read the marking.

WARNING indicates an injury hazard not immediately accessible as you read the marking.

CAUTION indicates a hazard to property including the product.

Symbols on the Product. The following symbols may appear on the product:









WARNING High Voltage

Protective Ground (Earth) Terminal

CAUTION Refer to Manual

Double Insulated

Service Safety Summary

Only qualified personnel should perform service procedures. Read this *Service Safety Summary* and the *General Safety Summary* before performing any service procedures.

Do Not Service Alone. Do not perform internal service or adjustments of this product unless another person capable of rendering first aid and resuscitation is present.

Disconnect Power. To avoid electric shock, disconnect the main power by means of the power cord or, if provided, the power switch.

Use Care When Servicing With Power On. Dangerous voltages or currents may exist in this product. Disconnect power, remove battery (if applicable), and disconnect test leads before removing protective panels, soldering, or replacing components.

To avoid electric shock, do not touch exposed connections.

Preface

This instruction manual contains specific information about the TMS 560 MPC860 microprocessor support package and is part of a set of information on how to operate this product on compatible Tektronix logic analyzers.

If you are familiar with operating microprocessor support packages on the logic analyzer for which the TMS 560 MPC860 support was purchased, you will probably only need this instruction manual to set up and run the support.

If you are not familiar with operating microprocessor support packages, you will need to supplement this instruction manual with information on basic operations to set up and run the support.

Information on basic operations of microprocessor support packages is included with each product. Each logic analyzer has basic information that describes how to perform tasks common to support packages on that platform. This information can be in the form of online help, an installation manual, or a user manual.

This manual provides detailed information on the following topics:

- Connecting the logic analyzer to the system under test
- Setting up the logic analyzer to acquire data from the system under test
- Acquiring and viewing disassembled data

Manual Conventions

This manual uses the following conventions:

- The term "disassembler" refers to the software that disassembles bus cycles into instruction mnemonics and cycle types.
- The phrase "information on basic operations" refers to online help, an installation manual, or a basic operations of microprocessor supports user manual.
- In the information on basic operations, the term "XXX" or "P54C" used in field selections and file names must be replaced with MPC860. This is the name of the microprocessor in field selections and file names you must use to operate the MPC860 support.
- The term "SUT" (system under test) refers to the microprocessor-based system from which data will be acquired.

- The term "logic analyzer" refers to the Tektronix logic analyzer for which this product was purchased.
- The term "module" refers to a 102/136-channel or a 96-channel module.
- The term "HI module" refers to the module in the higher-numbered slot and the term "LO module" refers to the module in the lower-numbered slot.
- MPC860 refers to all supported variations of the MPC860 microprocessor unless otherwise noted.
- An asterisk (*) following a signal name indicates an active low signal.

Logic Analyzer Documentation

A description of other documentation available for each type of Tektronix logic analyzer is located in the corresponding module user manual. The manual set provides the information necessary to install, operate, maintain, and service the logic analyzer and associated products.

Contacting Tektronix

Product Support	For questions about using Tektronix measurement products, call toll free in North America: 1-800-TEK-WIDE (1-800-835-9433 ext. 2400) 6:00 a.m. – 5:00 p.m. Pacific time
	Or contact us by e-mail: tm_app_supp@tek.com
	For product support outside of North America, contact your local Tektronix distributor or sales office.
Service Support	Tektronix offers extended warranty and calibration programs as options on many products. Contact your local Tektronix distributor or sales office.
	For a listing of worldwide service centers, visit our web site.
For other information	In North America: 1-800-TEK-WIDE (1-800-835-9433) An operator will direct your call.
To write us	Tektronix, Inc. P.O. Box 1000 Wilsonville, OR 97070-1000 USA
Website	Tektronix.com

Getting Started

Getting Started

This chapter contains information on the TMS 560 microprocessor support, and information on connecting your logic analyzer to your system under test.

Support Package Description

The TMS 560 microprocessor support package displays disassembled data from systems based on the Motorola MPC860/MPC821 microprocessor.

Refer to information on basic operations to determine how many modules and probes your logic analyzer needs to meet the minimum channel requirements for the TMS 560 microprocessor support.

To use this support efficiently, you need to have the items listed in the information on basic operations as well as the *MPC860 User's Manual*, Motorola, 1996, or the *MPC821 User's Manual*, Motorola, 1996.

Logic Analyzer Software Compatibility

The label on the microprocessor support floppy disk states which version of logic analyzer software the support is compatible with.

Logic Analyzer Configuration

For use with a TLA 700 Series the TMS 560 support requires a minimum of one 100-channel module.

For use with a DAS 9200 Series the TMS 560 support requires a minimum of one 96-channel module.

Requirements and Restrictions

Review electrical specifications in the *Specifications* chapter in this manual as they pertain to your system under test, as well as the following descriptions of other MPC860 support requirements and restrictions.

Hardware Reset. If a hardware reset occurs in your MPC860 system during an acquisition, the application disassembler might acquire an invalid sample.

System Clock Rate. The MPC860 microprocessor support can acquire data from the MPC860 microprocessor operating at speeds of up to 40 MHz¹, and the MPC821 microprocessor operating at speeds of up to 50 MHz¹.

Disabling the Instruction Cache. To display acquired data, you must disable the internal instruction cache. Disabling the cache makes all instruction prefetches visible on the bus so that they can be acquired and displayed.

Disabling the Data Cache. To display acquired data, you must disable the data cache. Disabling the data cache makes all of the loads and stores to memory, including data reads and writes, visible on the bus so the software can acquire and display them.

Programming the UPMs.

The MPC860 has an on chip memory controller that supports the DRAM interface. The on chip memory controller has three machines: the GPCM (general purpose chip select machine), and two UPMs (user programmable machines): UPM A and UPM B.

To acquire correct column addresses when DRAM is used for burst access, program the UPM to have the waveforms so that on assertion of TA* (on the falling clock edge), the corresponding column address appears on the bus.

The UPM has flexibility in its programming, and an example of programmed UPM words for the UPM controlled burst accesses to 32-bit DRAM with a speed of 60 ns is shown below. The words must be placed at the UPM start address 0x08 for burst read, and at the UPM start address 0x20 for burst write. There are many examples of different patterns of words that will achieve the same result.

8fffec24 0fffec04 08ffec00 00ffec0c 03ffec04 00ffec40 00ffec00 03ffec00 03ffec0c 00ffec44 00ffec00 3fffc847

¹ Specification at time of printing. Contact your Tektronix sales representative for current information on the fastest device supported.

Functionality Not Supported

Interrupt Signals. All of the interrupt signals are not acquired by the TMS 560 support software. The interrupts can be identified by the TMS 560 support software by looking at the address that is displayed for the interrupt service.

Show Cycle. The Show Cycle signals are not acquired by the TMS 560 support software.

CPM Related Information. The CPM related information of the protocols that appears on the serial bus is not acquired by the TMS 560 support software.

DAS Mass Termination Interface (MTIF) Probes

The MTIF probes are already labeled since the probe sections for each probe are permanent. The TMS 560 channel assignments follow the standard channel mapping.

Labeling P6434 Probes

For the 102/136-channel module, the TMS 560 channel assignments follow the standard channel mapping and labeling scheme for P6434 probes. Follow the procedure to apply labels using the standard method as described in the *P6434 Mass Termination Probe Instructions*.

The TMS 560 channel assignments do not comply with the standard channel mapping and labeling scheme for P6434 probes. You can follow the procedure to apply labels using the custom method as described in the *P6434 Mass Termina-tion Probe Instructions*. Table 1–1 lists the label combinations you must use with this support package.

Probe	Pin 1 side	Color	Pin 38 side	Color
1	CK:0, A3:7-0, A2:7-0	Tan		
2	QUAL:0, D3:7-0, D2:7-0	Blue		
3	CK:3, C3:7-0, C2:7-0	White		
4	QUAL:3, E3:7-0, E2:7-0	Green		

Table 1–1: Custom P6434 probe section and label combinations

Probe	Pin 1 side	Color	Pin 38 side	Color
5			CK:1, A1:7-0, A0:7-0	Orange
6			CK:2, D1:7-0, D0:7-0	Yellow
7			QUAL:1, C1:7-0, C0:7-0	Gray
8			QUAL:2, E1:7-0, E0:7-0	Violet

Table 1–1: Custom P6434	probe section and label combinations ((cont.)

Channel Assignments

Channel assignments shown in Table 1–2 through Table 1–7 use the following conventions:

- All signals are required by the support unless indicated otherwise.
- Channels are shown starting with the most significant bit (MSB) descending to the least significant bit (LSB).
- Channel group assignments are for all modules unless otherwise noted.
- An asterisk following a signal name indicates an active low signal.
- An equals sign (=) following a signal name indicates that it is double probed.
- The module in the higher-numbered slot is referred to as the HI module and the module in the lower-numbered slot is referred to as the LO module.

Table 1–2 lists the probe section and channel assignments for the Address group. By default the Address channel group is displayed in hexadecimal.

Table 1–2: Address group channel assignments

Bit order	Section:channel	MPC860 signal name
31	A3:7	A0
30	A3:6	A1
29	A3:5	A2
28	A3:4	A3
27	A3:3	A4
26	A3:2	A5
25	A3:1	A6
24	A3:0	A7

Bit order	Section:channel	MPC860 signal name
23	A2:7	A8
22	A2:6	А9
21	A2:5	A10
20	A2:4	A11
19	A2:3	A12
18	A2:2	A13
17	A2:1	A14
16	A2:0	A15
15	A1:7	A16
14	A1:6	A17
13	A1:5	A18
12	A1:4	A19
11	A1:3	A20
10	A1:2	A21
9	A1:1	A22
8	A1:0	A23
7	A0:7	A24
6	A0:6	A25
5	A0:5	A26
4	A0:4	A27
3	A0:3	A28
2	A0:2	A29
1	A0:1	A30
0	A0:0	A31

Table 1-2: Address group channel assignments (cont.)

Table 1–3 lists the probe section and channel assignments for the Data group. By default the Data channel group is displayed in hexadecimal.

Bit order	Section:channel	MPC860 signal name
31	D3:7	D0
30	D3:6	D1
29	D3:5	D2
28	D3:4	D3
27	D3:3	D4
26	D3:2	D5
25	D3:1	D6
24	D3:0	D7
23	D2:7	D8
22	D2:6	D9
21	D2:5	D10
20	D2:4	D11
19	D2:3	D12
18	D2:2	D13
17	D2:1	D14
16	D2:0	D15
15	D1:7	D16
14	D1:6	D17
13	D1:5	D18
12	D1:4	D19
11	D1:3	D20
10	D1:2	D21
9	D1:1	D22
8	D1:0	D23
7	D0:7	D24
6	D0:6	D25
5	D0:5	D26
4	D0:4	D27
3	D0:3	D28
2	D0:2	D29
1	D0:1	D30
0	D0:0	D31

Table 1–3: Data group channel assignments

Table 1–4 lists the probe section and channel assignments for the Control group. By default the Control channel group is displayed symbolically.

Bit order	Section:channel	MPC860 signal name
9	C1:6	АТО
8	C1:3	AT1
7	C1:2	AT2
6	C0:7	AT3
5	C2:5	RD/WR*
4	C2:2	TEA*
3	C1:1	RETRY*
2	C2:1	TS*
1	C2:3	TA*
0	C1:0	BG*

Table 1-4: Control group channel assignments

Table 1–5 lists the probe section and channel assignments for the Tsiz group. By default the Tsiz channel group is displayed in symbolically.

 Table 1–5: Tsiz group channel assignments

 Bit order
 Section:channel

 MPC860 signal nan

Bit order	Section:channel	MPC860 signal name
2	C2:0	BURST*
1	C3:1	TSIZ0
0	C3:5	TSIZ1

Table 1–6 lists the probe section and channel assignments for the Misc group. By default the Misc channel group is not visible.

Table 1–6: Misc group channel assignments

Bit order	Section:channel	MPC860 signal name
18	C1:7	BDIP* †
17	C1:5	CR* †
16	C3:7	BI* †
15	C1:4	BR* †
14	C0:5	HRESET* †
13	C0:1	SRESET* †

Section:channel	MPC860 signal name
C0:6	RSTCONF* †
C0:2	STS* †
C0:4	BB* †
C3:4	DP0/IRQ3* †
C3:3	DP1/IRQ4* †
C3:2	DP2/IRQ5* ‡
C3:0	DP3/IRQ6* †
C3:6	CLKOUT †
C2:7	IRQ0 †
C0:0	BADDR28 🕆
C2:6	BADDR29 🕆
C2:4	BADDR30 🕆
C0:3	RSV*/IRQ2* ᅷ
	C0:6 C0:2 C0:4 C3:4 C3:3 C3:2 C3:0 C3:6 C2:7 C0:0 C2:6 C2:4

Table 1–6: Misc group channel assignments (cont.)

† Signal not required for disassembly.

Table 1–7 lists the probe section and channel assignments for the clock probes (not part of any group) and the MPC860 signal to which each channel connects.

MPC860 signal name Description Section:channel CK:0 CLKOUT = Clock used as a clock CK:1 BG* = Clock used as a qualifier CK:2 BB* = Clock used as a qualifier CK:3 RETRY* = Clock used as a qualifier C2:3 TA* Used as a qualifier C2:2 TEA* Used as a qualifier C2:1 TS* Used as a qualifier C2:0 BURST* Used as a qualifier

Table 1–7: Clock channel assignments


CPU To Mictor Connections

To probe the microprocessor you will need to make connections between the CPU and the Mictor pins of the P6434 Mass Termination Probe. Refer to the P6434 Mass Termination Probe manual, Tektronix part number 070-9793-xx, for more information on mechanical specifications. Table 1–8 through Table 1–10 show the CPU pin to Mictor pin connections.

Tektronix uses a counter-clockwise pin assignment. Pin-1 is located at the top left, and pin-2 is located directly below it. Pin-20 is located on the bottom right, and pin-21 is located directly above it.

AMP uses an odd side-even side pin assignment. Pin-1 is located at the top left, and pin-3 is located directly below it. Pin-2 is located on the top right, and pin-4 is located directly below it.

NOTE. When designing Mictor connectors into your SUT, always follow the Tektronix pin assignment.





Please pay close attention to the caution below.



CAUTION. To protect the CPU and the inputs of the module, it is recommended that a 180 Ω resistor is connected in series between each ball pad of the CPU and each pin of the Mictor connector. The resistor must be no farther away from the ball pad of the CPU than 1/2-inch.

Tektronix Mictor A pin number	AMP Mictor A pin number	LA channel	MPC860 signal name	BGA ball pin number
1	1	NC	NC	NC
2	3	NC	NC	NC
3	5	CLOCK:0	CLKOUT =	W3
4	7	A3:7	A0	B19
5	9	A3:6	A1	B18
6	11	A3:5	A2	A18
7	13	A3:4	A3	C16
8	15	A3:3	A4	B17
9	17	A3:2	A5	A17
10	19	A3:1	A6	B16
11	21	A3:0	A7	A16
12	23	A2:7	A8	D15
13	25	A2:6	A9	C15
14	27	A2:5	A10	B15
15	29	A2:4	A11	A15
16	31	A2:3	A12	C14
17	33	A2:2	A13	B14
18	35	A2:1	A14	A14
19	37	A2:0	A15	D12
20	38	A0:0	A31	A9
21	36	A0:1	A30	A11
22	34	A0:2	A29	A12
23	32	A0:3	A28	A10
24	30	A0:4	A27	A13
25	28	A0:5	A26	C10
26	26	A0:6	A25	D10
27	24	A0:7	A24	C11
28	22	A1:0	A23	B11
29	20	A1:1	A22	B10
30	18	A1:2	A21	B12
31	16	A1:3	A20	C12
32	14	A1:4	A19	D11
33	12	A1:5	A18	D9
34	10	A1:6	A17	B13
35	8	A1:7	A16	C13

Table 1–8: CPU to Mictor connections for Mictor A pins

Tektronix Mictor A pin number	AMP Mictor A pin number	LA channel	MPC860 signal name	BGA ball pin number
36	6	CLOCK:1	BG* =	E2
37	4	NC	NC	NC
38	2	NC	NC	NC
39	39	GND	GND	GND
40	40	GND	GND	GND
41	41	GND	GND	GND
42	42	GND	GND	GND
43	43	GND	GND	GND

Table 1-8: CPU to Mictor connections for Mictor A pins (cont.)

Table 1–9: CPU to Mictor connections for Mictor C pins

Tektronix Mictor C pin number	AMP Mictor C pin number	LA channel	MPC860 signal name	BGA ball pin number
1	1	NC	NC	NC
2	3	NC	NC	NC
3	5	CLOCK:3	RETRY* =	K1
4	7	C3:7	BI*	E3
5	9	C3:6	CLKOUT	W3
6	11	C3:5	TSIZ1	C9
7	13	C3:4	DP0/IRQ3*	V3
8	15	C3:3	DP1/IRQ4*	V5
9	17	C3:2	DP2/IRQ5*	W4
10	19	C3:1	TSIZ0	B9
11	21	C3:0	DP3/IRQ6*	V4
12	23	C2:7	IRQ0*	V14
13	25	C2:6	BADDR29	K4
14	27	C2:5	RD/WR*	B2
15	29	C2:4	BADDR30	M3
16	31	C2:3	TA*	C2
17	33	C2:2	TEA*	D1
18	35	C2:1	TS*	F3
19	37	C2:0	BURST*	F1
20	38	C0:0	BADDR28	M2
21	36	C0:1	SRESET*	P2

Tektronix Mictor C pin number	AMP Mictor C pin number	LA channel	MPC860 signal name	BGA ball pin number
22	34	C0:2	STS*	L1
23	32	C0:3	RSV*/IRQ2*	H3
24	30	C0:4	BB*	E1
25	28	C0:5	HRESET*	N4
26	26	C0:6	RSTCONF*	P3
27	24	C0:7	AT3	H1
28	22	C1:0	BG*	E2
29	20	C1:1	RETRY*	K1
30	18	C1:2	AT2	J2
31	16	C1:3	AT1	J1
32	14	C1:4	BR*	G4
33	12	C1:5	CR*	F2
34	10	C1:6	AT0	K3
35	8	C1:7	BDIP*/GPL_B5*	D2
36	6	NC	NC	GND
37	4	NC	NC	NC
38	2	NC	NC	NC
39	39	GND	GND	GND
40	40	GND	GND	GND
41	41	GND	GND	GND
42	42	GND	GND	GND
43	43	GND	GND	GND

Table 1-9: CPU to Mictor connections for Mictor C pins (cont.)

Table 1–10: CPU to Mictor connections for Mictor D pins

Tektronix Mictor D pin number	AMP Mictor D pin number	LA channel	MPC860 signal name	BGA ball pin number
1	1	NC	NC	NA
2	3	NC	NC	NA
3	5	NC	NC	GND
4	7	D3:7	D0	W14
5	9	D3:6	D1	W12
6	11	D3:5	D2	W11
7	13	D3:4	D3	W10

Tektronix Mictor D pin number	AMP Mictor D pin number	LA channel	MPC860 signal name	BGA ball pin number
8	15	D3:3	D4	W13
9	17	D3:2	D5	W9
10	19	D3:1	D6	W7
11	21	D3:0	D7	W6
12	23	D2:7	D8	U13
13	25	D2:6	D9	T11
14	27	D2:5	D10	V11
15	29	D2:4	D11	U11
16	31	D2:3	D12	T13
17	33	D2:2	D13	V13
18	35	D2:1	D14	V10
19	37	D2:0	D15	T10
20	38	D0:0	D31	T7
21	36	D0:1	D30	U6
22	34	D0:2	D29	W5
23	32	D0:3	D28	V6
24	30	D0:4	D27	V12
25	28	D0:5	D26	U7
26	26	D0:6	D25	T8
27	24	D0:7	D24	V7
28	22	D1:0	D23	U12
29	20	D1:1	D22	Т9
30	18	D1:2	D21	U8
31	16	D1:3	D20	V8
32	14	D1:4	D19	U9
33	12	D1:5	D18	V9
34	10	D1:6	D17	T12
35	8	D1:7	D16	U10
36	6	CLOCK:2	BB* =	E1

Table 1–10: CPU to Mictor connections for Mictor D pins (cont.)

Tektronix Mictor D pin number	AMP Mictor D pin number	LA channel	MPC860 signal name	BGA ball pin number
37	4	NC	NC	NC
38	2	NC	NC	NC
39	39	GND	GND	GND
40	40	GND	GND	GND
41	41	GND	GND	GND
42	42	GND	GND	GND
43	43	GND	GND	GND

Table 1–10: CPU to Mictor connections for Mictor D pins (cont.)

Operating Basics

Setting Up the Support

Information in this section is specific to the operations and functions of the TMS 560 MPC860 support on any Tektronix logic analyzer for which it can be purchased. Information on basic operations describes general tasks and functions.

Before you acquire and display disassembled data, you need to load the support and specify setups for clocking and triggering as described in the information on basic operations. The support provides default values for each of these setups, but you can change them as needed.

Channel Group Definitions

	The software automatically defines channel groups for the support. If you want to know which signal is in which group, refer to the channel assignment tables beginning on page 1–4.
Show Cycles	Show Cycle signals are not acquired by the MPC860 support.
Alternate Bus Master Cycles	An alternate bus master cycle is defined as the cycle in which the MPC860 microprocessor gives up the bus to an alternate device (a DMA device or another microprocessor). These types of cycles are acquired when you select Included.

Clocking

Custom ClockingA special clocking program is loaded to the module every time you load the
MPC860 support. This special clocking is called Custom.With Custom clocking the module logs in signals from multiple groups of
channels at different times as they become valid on the MPC860 bus. The
module then sends all the logged-in signals to the trigger machine and to the
memory of the module for storage.For DRAM accesses the row address (and a few other signals) are captured on
assertion of TS* on the rising edge of the clock. The column address, data, and
other signals are captured on assertion of TA* on the falling edge of the clock.

In Custom clocking, the module CSM (clocking state machine) generates one master sample for each microprocessor bus cycle, no matter how many clock cycles are contained in the bus cycle.

Figure 2–1 shows the sample points and the master sample point.




Figure 2–1: MPC860/MPC821 bus timing

Clocking Options The clocking algorithm for the MPC860 support the following variations:

Alternate Bus Master. When using the Alternate Bus Master clocking option there are two selections: Excluded (the default selection) and Included. If Excluded is selected, the alternate bus master cycles will not be acquired. If Included is selected, the alternate bus master cycles are acquired but not disassembled.

Internal Arbiter. When using the Internal Arbiter clocking option there are two selections available: Enabled, the default selection, and Disabled.

- If on-chip arbiter is selected, then Enabled is selected.
- If external arbiter is selected, then Disabled is selected.

Retry. If using the Retry clocking option there are two selections available: Inactivated, the default selection, and Activated. This clocking option is selected

when the microprocessor you are probing has the pin programmed for the function of RETRY*
Memory Controller. If using the Memory Controller clocking option there are two selections available: UPM (user programmable machine), the default selection, and Non UPM. The UPM clocking option is selected when the microprocessor you are probing has its access controlled by UPM.
Memory. If using the Memory clocking option there are two selections available, DRAM (the default selection) and Non DRAM. DRAM is selected when you are using DRAM(s) and the acquisition will have both row and column addresses. Select Non DRAM if your system is using something other then DRAM; SRAM or FLASH ROM for example.
NOTE . For DRAM accesses the absolute address appears on the address bus during the column address strobe. You can choose this behavior to trigger on a DRAM address.

Symbols

The TMS 560 support supplies two symbol table files. The MPC860_Ctrl file replaces specific Control channel group values with symbolic values when Symbolic is the radix for the channel group. The MPC860_Tsiz file may be used for triggering or display.

Table 2–1 lists the name, bit pattern, and meaning for the symbols in the file MPC860_Ctrl, the Control channel group symbol table.

Table 2–2 lists the name, bit pattern, and meaning for the symbols in the file MPC860_Tsiz, the Control channel group symbol table.

	Control group value		lue	
Symbol	AT0 AT1	AT2 AT3 RD/WR* TEA*	RETRY* TS* TA* BG*	Description
TRANSFER_ERROR	ХХ	X X X O	хххх	Transfer Error cycle
RETRY	ХХ	X X X 1	0 X 1 X	Retry cycle
SUP_INST_PTR_FETCH	0 0	0 0 1 X	X 1 0 X	Core, Normal Instruction, Program Trace, Supervisor state
SUP INST FETCH	0 0	0 1 1 X	X 1 0 X	Core, Normal Instruction, Supervisor state

Table 2–1: Control group symbol table definitions

	Control group value			
Symbol	ATO AT1	AT2 AT3 RD/WR* TEA*	RETRY* TS* TA* BG*	Description
SUP_DATA_RSV_WRITE	0 0	1 0 0 X	X 1 0 X	Core, Reserved Data, Write, Supervisor state
SUP_DATA_RSV_READ	0 0	1 0 1 X	X 1 0 X	Core, Reserved Data, Read, Supervisor state
SUP_DATA_WRITE	0 0	1 1 0 X	X 1 0 X	Core, Data write, Supervisor state
SUP_DATA_READ	0 0	1 1 1 X	X 1 0 X	Core, Data read, Supervisor state
USR_INST_PTR_FETCH	0 1	0 0 1 X	X 1 0 X	Core, Normal Instruction, Program Trace, User state
USR_INST_FETCH	0 1	0 1 1 X	X 1 0 X	Core, Normal Instruction, User state
USR_DATA_RSV_WRITE	0 1	1 0 0 X	X 1 0 X	Core, Reserved Data, Write, User state
USR_DATA_RSV_READ	0 1	1 0 1 X	X 1 0 X	Core, Reserved Data, Read, User state
USR_DATA_WRITE	0 1	1 1 0 X	X 1 0 X	Core, Data write, User state
USR_DATA_READ	0 1	1 1 1 X	X 1 0 X	Core, Data read, User state
ROW_ADDR/ADDRESS	ХХ	XXXX	X 0 1 X	Row address for DRAM / address for non-DRAM
CPM_CHNO	1 X	хххх	хххх	CPM cycle

Table 2–1: Control group symbol table definitions (cont.)

Table 2–2: Tsiz group symbol table definitions

	Control group value	
Symbol	BURST* TSIZ0 TSIZ1	Description
BURST	0 0 0	Burst transaction
BYTE	1 0 1	Single beat 1-Byte transaction
HALF_WORD	1 1 0	Single beat half word (2-byte) transaction
WORD	1 0 0	Single beat word (4-byte) transaction

Acquiring and Viewing Disassembled Data

Acquiring Data

Once you load the MPC860 support, choose a clocking mode, and specify the trigger, you are ready to acquire and disassemble data.

If you have any problems acquiring data, refer to information on basic operations in your online help or *Appendix A: Error Messages and Disassembly Problems* in the basic operations user manual.

Viewing Disassembled Data

You can view disassembled data in four display formats: Hardware, Software, Control Flow, and Subroutine. The information on basic operations describes how to select the disassembly display formats.

NOTE. Selections in the Disassembly property page (the Disassembly Format Definition overlay) must be set correctly for your acquired data to be disassembled correctly. Refer to Changing How Data is Displayed on page 2–8.

The default display format shows the Address, Data, Tsiz, and Control channel group values for each sample of acquired data.

If a channel group is not visible, you must use the Disassembly property page to make the group visible.

The disassembler displays special characters and strings in the instruction mnemonics to indicate significant events. Table 2–3 lists these special characters and strings, and gives a description of what they represent.

Chara	cter or string displayed	Description	
>> M	on the TLA 700 on the DAS 9200	The interpretation of the instruction was manually changed using the Mark Cycle function	
****		Indicates there is insufficient data available for complete disassembly of the instruction. The number of asterisks indicates the width of the data that is unavailable. Each two asterisks represent one byte.	
0x		Indicates the number shown is in hexadecimal. Example: 0x4000	

Table 2–3: Meaning of special characters in the display

Hardware Display Format

In Hardware display format, the disassembler displays certain cycle type labels in parentheses. Table 2–4 lists these cycle type labels and gives a definition of the cycle they represent. Reads to interrupt and exception vectors will be labeled with the vector name.

Cycle type	Definition	
(RETRY)	Retry cycle	
(TRANSFER ERROR)	Transfer error cycle	
(SUP_DATA_RSV : WRITE)	Core, Reserved Data, Write, Supervisor state	
(SUP_DATA_RSV : READ)	Core, Reserved Data, Read, Supervisor state	
(SUP_DATA : WRITE)	Core, Data write, Supervisor state	
(SUP_DATA : READ)	Core, Data read, Supervisor state	
(USR_DATA_RSV : WRITE)	Core, Data write, User state	
(USR_DATA_RSV : READ)	Core, Data read, User state	
(USR_DATA : WRITE)	Core, Data write, User state	
(USR_DATA : READ)	Core, Data read, User state	
(ROW_ADDR/ADDRESS)	Row address for DRAM / Address for non-DRAM	
(CPM_CHNO)	CPM cycle	
(UNKNOWN)	Unknown cycle type	
(CACHE FILL) §	The microprocessor fetch was only for filling the cache line, but was not executed	
(ALT_BUS_MASTER) §	Alternative master transaction	
(FLUSH)§	The instruction is fetched but not executed by the microprocessor	
(EXTENSION) §	This cycle is a fetch of more bytes or half word to get the full instruction of the 32-bit opcode	

Table 2–4: Cycle type definitions

§ Computed cycle types.

Special Bus Modes

The MPC860 support acquires all of the bus cycles. The disassembler can distinguish between the MPC860 bus cycle and alternate bus master cycle by looking at the BG* signal.

	2	3	 ↓		5
Sample	Address	Data	Mnemonics	(Control
859	00080230		(ROW_ADDR / ADDRESS)	ROW_ADDR/ADDRE>
860	0008C390	38600004	addi r3,r0,0x4		SUP_INST_FETCH>
861	00080230		(ROW_ADDR / ADDRESS)	ROW_ADDR/ADDRE>
862	0008C394	4E000020	bclr 0x10,0		SUP_INST_FETCH>
863	00080230		(ROW_ADDR / ADDRESS)	ROW_ADDR/ADDRE>
864	0008C388	7DC7186E	lwzux r14,r7,r3		SUP_INST_PTR_F>
865	00080230		(ROW_ADDR / ADDRESS)	ROW_ADDR/ADDRE>
866	0008C38C	7CC67214	add r6,r6,r14		SUP_INST_FETCH>
867	00CD3358		(ROW_ADDR / ADDRESS)	ROW_ADDR/ADDRE>
868	00CD62CC	00090402	(SUP_DATA : READ)	1	SUP_DATA_READ
869	00080230		(ROW_ADDR / ADDRESS)	ROW_ADDR/ADDRE>
870	0008C390	38600004	addi r3,r0,0x4		SUP_INST_FETCH>
871	00080230		(ROW_ADDR / ADDRESS)	ROW_ADDR/ADDRE>
872	0008C394	4E000020	bclr 0x10,0		SUP_INST_FETCH>
873	00080230		(ROW_ADDR / ADDRESS)	ROW_ADDR/ADDRE>
874	0008C388	7DC7186E	lwzux r14,r7,r3		SUP_INST_PTR_F>
875	00080230		(ROW_ADDR / ADDRESS)	ROW_ADDR/ADDRE>
876	0008C38C	7CC67214	add r6,r6,r14		SUP_INST_FETCH>
877	00CD3358		(•	ROW_ADDR/ADDRE>
878	00CD62D0	6002100A	(SUP_DATA : READ)	1	SUP_DATA_READ
879	00080230		(ROW_ADDR / ADDRESS)	ROW_ADDR/ADDRE>
880	0008C390	38600004	addi r3,r0,0x4		SUP_INST_FETCH>

Figure 2–2 shows an example of the Hardware display.

Figure 2–2: Hardware display format

	 Sample Column. Lists the memory locations for the acquired data. Address Group. Lists data from channels connected to the MPC860 address bus. 	
	3 Data Group. Lists data from channels connected to the MPC860 data bus.	
	4 Mnemonics Column. Lists the disassembled instructions and cycle types.	
	5 Control Group. Lists data from channels connected to MPC860 microprocessor Control group signals.	
Software Display Format	The Software display format shows only the first fetch of executed instructions. Flushed cycles and extensions are not shown, even though they are part of the executed instruction. Read extensions will be used to disassemble the instruction, but will not be displayed as a separate cycle in the Software display format. Data reads and writes are not displayed.	

Control Flow Display Format				0
	If a conditional branch branches to an address that is reached sequentially, it might be impossible to determine if the branch was taken. If this happens the branch will not be displayed in the Control Flow display, and no flushing will be done by the software. Unconditional branches are always displayed whether or not the destination address is seen on the bus.			
	Instructions that ur MPC860 micropro		-	in the flow of control in the
	b sc	ba rfi	bl	bla
	Instructions that co MPC860 micropro		Ū.	the flow of control in the
	bc bclr tw	bca bclrl twi	bcl bcctr	bcla bcctrl
Subroutine Display Format		It will display c		fetch of subroutine call and utine calls if they are
	Instructions that ur MPC860 micropro			ine call or a return in the
	SC	rfi		
	Instructions that co MPC860 micropro			e call or a return in the
	tw	twi		

Changing How Data is Displayed

There are common fields and features that allow you to further modify displayed data to suit your needs. You can make common and optional display selections in the Disassembly property page (the Disassembly Format Definition overlay).

You can make selections unique to the MPC860 support to do the following tasks.

MPC860 Specific Fields

The following fields are specific to the MPC860 support:

Exception Prefix. Valid Exception Prefix must be selected by choosing one of the following two options, depending upon the system you are using:

Exception Prefix:	000	(default)	Option 1
	FFF		Option 2

Byte Ordering. The byte ordering is selected as one of the following options: Lit Endian for little endian byte ordering, Big Endian for big endian byte ordering, or PPC Little for the PowerPC little endian system.

Byte Order:	Big Endian	(default)
	Lit Endian	
	PPC Little	

Internal Arbiter. The MPC860 has an internal arbiter. Select either internal arbiter enabled, or internal arbiter disabled.

Internal Arbiter:	Enabled	(default)
	Disabled	

RETRY. Select either RETRY is inactivated, or RETRY is activated, dependent on how your system is set up.

RETRY:	Inactivated	(default)
	Activated	

NOTE. When the memory map specified using low bound and high bound values falls in more then one port size area, the order of preference is 32-bit, 16-bit, and then 8-bit port size.

If the low and high bound values are given so that they fall in the 32-bit, 16-bit, and then 8-bit port size areas, then it is considered to be in the 32-bit port size. If the low and high bound values are given so that they fall in the 16-bit and 8-bit port size areas, then it is considered to be in the 16-bit port size.

32-Bit Area Low Bound. The 32-bit area low bound is the lower address of the 32-bit port size memory map. Using the 32-bit area low bound and the 32-bit area higher address input, you can determine whether a transaction originated from the 32-bit port size area.

The 32-bit area low bound default value is: 00000000

32-Bit Area High Bound. The 32-bit area high bound is the higher address of the 32-bit port size memory map. Using the 32-bit area high bound and the 32-bit area lower address input, you can determine whether a transaction originated from the 32-bit port size area.

The 32-bit area high bound default value is: FFFFFFF

16-Bit Area Low Bound. The 16-bit area low bound is the lower address of the 16-bit port size memory map. Using the 16-bit area low bound and the 16-bit area higher address input, you can determine whether a transaction originated from the 16-bit port size area.

The 16-bit area low bound default value is: 00000000

16-Bit Area High Bound. The 16-bit area high bound is the higher address of the 16-bit port size memory map. Using the 16-bit area high bound and the 16-bit area lower address input, you can determine whether a transaction originated from the 16-bit port size area.

The 16-bit area high bound default value is: 00000000

8-Bit Area Low Bound. The 8-bit area low bound is the lower address of the 8-bit port size memory map. Using the 8-bit area low bound and the 8-bit area higher address input, you can determine whether a transaction originated from the 8-bit port size area.

The 8-bit area low bound default value is: 00000000

8-Bit Area High Bound. The 8-bit area high bound is the higher address of the 8-bit port size memory map. Using the 8-bit area high bound and the 8-bit area lower address input, you can determine whether a transaction originated from the 8-bit port size area.

The 8-bit area high bound default value is: 00000000

Suppress Row Cycles. For DRAM accesses the Row address acquisitions can be suppressed during display by selecting Yes.

Suppress Row Cycles:	No	(default)
	Yes	

Optional Display Selections For the TLA 700	You can make optional selections for acquired disassembled data. In addition the common selections that is described in the information on basic operation you can change the displayed data in the following ways:			the information on basic operations,
	Show:	Hardware Software Control Flow Subroutine		(default setting)
	Highlight:	Software Control Flow Subroutine None		(default setting)
	Disassemble Ac	cross Gaps:	Yes No	(default setting)
Optional Display Selections For the DAS 9200	For the the common selections that is described in the		the information on basic operations,	
	Display Mode:	Hardy Softw Contr Subro	are ol Flow	(default setting)
	Timestamp:	Relati Delta Absol Off		(default setting)
	Highlight:		ctions ol Flow utines	(default setting)
	Highlight gaps:	Yes No		(default setting)
	Disarm Across	Gaps: Yes No		(default setting)

Marking Cycles The disassembler has a Mark Opcode function that allows you to change the interpretation of a cycle type. Using this function, you can select a fetch cycle and change it to one of the following cycle types:

Opcode	Mark cycle as an instruction opcode
Flush	Mark cycle as a flushed cycle
Undo Mark	Remove all marks from the current sequence
Extension	Mark cycle as an extension cycle

Displaying Exception
VectorsThe MPC860 support will label the fetch from the exception location using the
labels that are listed in Table 2–5. The prefix for the exception can be 000 or FFF,
based on your selection.

Table 2–5 lists the MPC860 exception vectors.

Table 2–5: Exception vectors

Offset (hexadecimal)	Displayed exception name
0x00000	(RESERVED)
0x00100	(SYSTEM RESET)
0x00200	(MACHINE CHECK)
0x00300	(DATA STORAGE)
0x00400	(INST STORAGE)
0x00500	(EXTERNAL)
0x00600	(ALIGNMENT)
0x00700	(PROGRAM)
0x00900	(DECREMENTER)
0x00A00	(RESERVED)
0x00B00	(RESERVED)
0x00C00	(SYSTEM CALL)
0x00D00	(TRACE)
0x01000	(SOFTWARE EMULATION)
0x01100	(INST TLB MISS)
0x01200	(DATA TLB MISS)
0x01300	(INST TLB ERROR)
0x01400	(DATA TLB MISS)

Offset (hexadecimal)	Displayed exception name
0x01500-0x01BFF	(RESERVED)
0x01C00	(DATA BREAKPOINT)
0x01D00	(INST BREAKPOINT)
0x01E00	(PERIPHERAL BRKPNT)
0x01F00	(NON MASKABLE DEVELOPMENT PORT)

Table 2–5: Exception vectors (cont.)

Specifications

Specifications

This chapter contains information regarding the specifications of the support.

Specification Tables

Table 3–1 lists the electrical requirements the SUT must produce for the support to acquire correct data.

Table 3–1: Electrical specifications

Characteristics	Requirements		
SUT clock			
MPC860 clock rate	40 MHz		
MPC821 clock rate	50 MHz		
Minimum setup time required			
TLA 700	2.5 ns		
DAS 9200	5 ns		
Minimum hold time required			
TLA 700	0 ns		
DAS 9200	0 ns		

When the DRAM accesses are controlled by UPM on the memory controller, and when the Data is input, then D(0:31) should appear on the bus 5 ns earlier with respect to the falling edge of CLKOUT to acquire correctly. This is 1 ns more then what is specified in the MPC860/MPC821 electrical specifications (5ns).

Specifications

Replaceable Parts

Replaceable Parts

This section contains a list of the replaceable parts for the TMS 560 MPC860 microprocessor support product. Use this list to identify and order replacement parts.

Parts Ordering Information

Replacement parts are available through your local Tektronix field office or representative.

Changes to Tektronix products are sometimes made to accommodate improved components as they become available and to give you the benefit of the latest improvements. Therefore, when ordering parts, it is important to include the following information in your order.

- Part number
- Instrument type or model number
- Instrument serial number
- Instrument modification number, if applicable

If you order a part that has been replaced with a different or improved part, your local Tektronix field office or representative will contact you concerning any change in part number.

AbbreviationsAbbreviations conform to American National Standard ANSI Y1.1–1972.Mfr. Code to Manufacturer
Cross IndexThe table titled Manufacturers Cross Index shows codes, names, and addresses
of manufacturers or vendors of components listed in the parts list.

Manufacturers cross index

Mfr. code	Manufacturer	Address	City, state, zip code	
80009	TEKTRONIX INC	14150 SW KARL BRAUN DR PO BOX 500	BEAVERTON, OR 97077-0001	

Replaceable parts list

Fig. & index number	Tektronix part number	Serial no. effective	Serial no. discont'd	Qty	Name & description	Mfr. code	Mfr. part number
	070–9803–00			1	MANUAL, TECH: INSTRUTION, MICROPROCESSOR SUPPORT, PKG INSTALLATION, TLA700 SERIES, LOGIC ANALYZER	80009	070–9803–00
	071-0071-01			1	MANUAL, TECH: INSTRUCTIONS, MPC860, TMS560, DP	80009	071-0071-01
		OPTIONAL ACCESSORIES					
	070-9802-00			1	MANUAL, TECH: BASIC OPS MICRO SUP ON DAS/TLA 500 SERIES LOGIC ANALYZERS	80009	070-9802-00

Index

Index

Numbers

16-bit area high bound, MPC specific field, 2–10 16-bit area low bound, MPC specific field, 2–10 32-bit area high bound, MPC specific field, 2–10 32-bit area low bound, MPC specific field, 2–9 8-bit area high bound, MPC specific field, 2–10 8-bit area low bound, MPC specific field, 2–10

A

about this manual set, vii acquiring data, 2–5 Address group channel assignments, 1–4 display column, 2–7 Alternate Bus Master Cycles, clocking option, 2–1 application, logic analyzer configuration, 1–1

В

basic operations, where to find information, vii Big Endian, 2–9 bus cycles, displayed cycle types, 2–6 bus timing, 2–2 byte ordering, MPC specific field, 2–9

С

channel asignments, 1-4 channel assignment conventions, 1-4 channel assignments Address group, 1–4 clocks, 1-8 Control group, 1-7 Data group, 1–6 Misc group, 1-7 Tsiz group, 1-7 channel groups, 2-1 visibility, 2–5 clock channel assignments, 1-8 clock rate, 1-2 clocking, Custom, how data is acquired, 2-2 clocking options alternate bus master, 2-2 excluded, 2-2 included. 2-2Alternate Bus Master Cycles, 2-1

how data is acquired, 2-2 internal arbiter, 2-3 disabled, 2-3 enabled, 2-3 memory, 2-3 DRAM, 2–3 non DRAM, 2-3 memory controller, 2-3 non UPM, 2-3 UPM, 2-3 retry, 2-3 activated, 2-3 inactivated. 2-3 Show Cycles, 2-1 connections, CPU to Mictor, 1-8 contacting Tektronix, viii Control Flow display format, 2-8 Control group channel assignments, 1-7 symbol table, 2-3 CPM related information, functionality not supported, 1 - 3CPU to Mictor connections, 1-8 Custom clocking Alternate Bus Master Cycles, 2-1 how data is acquired, 2-2 Show Cycles, 2–1 cycle types, 2-6

D

data acquiring, 2-5 disassembly formats Control Flow, 2-8 Hardware, 2–6 Software, 2-7 Subroutine, 2-8 data cache, 1-2 data display, changing, 2-8 Data group channel assignments, 1-6 display column, 2-7 definitions disassembler. vii HI module, viii information on basic operations, vii LO module, viii logic analyzer, viii

module, viii P54C, vii SUT. vii XXX, vii disassembled data cycle type definitions, 2-6 viewing, 2–5 disassembler definition, vii logic analyzer configuration, 1–1 setup, 2-1 Disassembly Format Definition overlay, 2-11 Disassembly property page, 2-11 display formats Control Flow, 2-8 Hardware, 2-6 Software, 2-7 special characters, 2-5 Subroutine, 2-8

E

electrical specifications, 3–1 exception prefix, MPC specific field, 2–9

F

functionality not supported, 1–3 CPM related information, 1–3 interrupt signals, 1–3 Show Cycle, 1–3

Η

Hardware display format, 2–6 cycle type definitions, 2–6 HI module, definition, viii

instruction cache, 1–2 internal arbiter, MPC specific field, 2–9 interrupt signals, functionality not supported, 1–3

L

labeling the P6434 probes, 1–3 Little Endian, 2–9 LO module, definition, viii logic analyzer configuration for disassembler, 1–1 configuration for the application, 1–1 with a DAS 9200 series, 1–1 with a TLA 700 series, 1–1 definition, viii software compatibility, 1–1

Μ

manual conventions, vii how to use the set. vii Mark Cycle function, 2–12 Mark Opcode function, 2-12 marking cycles, definition of, 2-12 mass termination interface probes, (MTIF), 1-3 microprocessor, specific clocking and how data is acquired, 2-2 Mictor to CPU connections, 1–8 Misc group, channel assignments, 1-7 Mnemonics display column, 2-7 module, definition, viii MPC860 specific fields, 2-9 16-bit area high bound, 2-10 16-bit area low bound, 2-10 32-bit area high bound, 2-10 32-bit area low bound, 2-9 8-bit area high bound, 2-10 8-bit area low bound, 2-10 byte ordering, 2–9 exception prefix, 2-9 internal arbiter, 2-9 retry, 2–9 MTIF probes, 1-3

Ρ

P54C, definition, vii P6434 probes, labeling, 1–3 PPC Little Endian, 2–9 programming the UPMs, 1–2

R

Reset, SUT hardware, 1–1 restrictions, 1–1 retry, MPC specific field, 2–9

S

setups disassembler, 2-1 support, 2-1 Show Cycle, functionality not supported, 1-3 Show Cycles, clocking option, 2-1 signals, active low sign, viii Software display format, 2–7 special bus modes, 2–6 special characters displayed, 2-5 specifications, 3-1 electrical, 3-1 Subroutine display format, 2-8 support, setup, 2-1 support setup, 2-1 SUT, definition, vii SUT hardware Reset, 1–1 symbol table Control channel group, 2–3 Tsiz channel group, 2–3 system clock rate, 1-2

Τ

Tektronix, how to contact, viii terminology, vii Tsiz group channel assignments, 1–7 display column, 2–7 symbol table, 2–3

U

UPM, programming, 1-2

V

viewing disassembled data, 2-5

Х

XXX, definition, vii

Index